analogengineerrf
Newbie level 4
- Joined
- Feb 27, 2013
- Messages
- 6
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,335
Hello all.
Plz tell me, if it is possible to get a successful Op Amp IC based on 2 stage architecture.
What I see is that, during the Monte Carlo simulation, the gain is varying very huge, and even to the negative gain (-30db), while during the process corner simulation, everything seems to be fine.
The 2nd stage is a common source stage, where I find the gm and gds of the input transistor varying linearly with its width changing.
I am using HSPICE simulator
Thanks in advance.
Plz tell me, if it is possible to get a successful Op Amp IC based on 2 stage architecture.
What I see is that, during the Monte Carlo simulation, the gain is varying very huge, and even to the negative gain (-30db), while during the process corner simulation, everything seems to be fine.
The 2nd stage is a common source stage, where I find the gm and gds of the input transistor varying linearly with its width changing.
I am using HSPICE simulator
Thanks in advance.
