tri-state buffer in sram array

P

parminder

Member level 2
Joined
Mar 1, 2022
Messages
53
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
380
what is the use of tri-state buffer in sram array. suppose only 1 bit data has to be read and write in the sram. will there be still requirement of these buffers.

image for reference.
 

Attachments

  • sram arrray.png
    33.2 KB · Views: 126

Sort by date Sort by votes
The data lines may be bidirectional (typically so in SRAM) and the
wraparound from the output data to input data has to be broken
to get a clean read, rather than forcing the last read's data back
onto the core data lines. Tristate lets the selected cell(s) push the
data bus lines (which are also the sense amp inputs).
 

Upvote 0 Downvote
if i am designing circuit like this , is there anything missing in the circuit (here suppose , i have taken 1 bit Din ).
 

Attachments

  • IMG-9028.jpg
    1.9 MB · Views: 67

Upvote 0 Downvote
You must log in or register to reply here.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…