trace signals in vhdl code?

Thread starter asic1984
Start date Jan 1, 2004

Status: Not open for further replies.

Jan 1, 2004

asic1984

Full Member level 5

hi all

may be this is a very simple question ......

i need to know how to trace signals manualy without using any programs in vhdl code and put them in a table like this

-------------------------------------------------------------------------------------
time delta delay signals
---------------------------------------------------------------------------------
0 +0 u u u u
+1 z u u u

and so on

please if any one know a site where i can found information about that tell me

i wish that the site(if found ) explain this operation in details

thanks for help

Status: Not open for further replies.

Similar threads

N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design

trace signals in vhdl code?

asic1984

Full Member level 5

Similar threads

Privacy & Transparency

Privacy & Transparency