Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I understood what you mean, but I could not get the desired output.
I have two questions:
1. My circuit input is differential and the output is sigle-ended. How do I apply the input? I applied "ac=1 sin(0 1 1meg)" as the input voltage (in open-loop config.).
2. I putted a capacitor at the output. Am I right?
1. This is correct, but works only if your inputs are DC biased to a working operation point (i.e. within the ICMR).
2. This doesn't matter if you measure the output current. It just could decrease the output voltage bandwidth because of slew rate limitation.