Drive the bottom plate, because the top plate will have less
charge division (provided you keep clear of it with close-in
metal above). Charge division is a direct error term.
In bottom plate sampling which clock is advanced in a typical switched capacitor application, while which one is advanced in a top plate sampling scheme ?