Tool that generates layout from Spice netlist or Verilog code

[ilker]

i m new to cmos design and i have a project about implementation F=a'cb+ab'c+abc' function.
do you know any tool that generates layout from spice netlist or verilog code? thanks alot.

 

[jimjim2k]

converting xilinx verilog code to layout

Hi

One answer to you is here:

1. h**p://www.microwind.org/
2. h**p://intrage.insa-toulouse.fr/~etienne/microwind/mw03_book1.zip
3. h**p://intrage.insa-toulouse.fr/~etienne/microwind/dsch03_book1.zip


* -> t

tnx

 

[ldhung]

free layout tools + linux

I think that Microwind generates SPICE netlists from layout, not generates layout from SPICE netlists.
I'm very paying attention to generate layout from Verilog, I am finding that tools. But, you must convert Verilog to netlist (EDIF), then using layout to place and route

 

[rakko]

open source verilog conversion spice

if you have access to comercial tools such as synopsys, you can use synopsys design compiler to synthesize your equation into netlist and then read it into synopsys Astro layout tool and do a quich place and route. For simple designs you don't need to worry about clocks and signal integrity. nothing can go wrong. you also can use cadence ic5 environment to do the same. if this equation is all of your design, then, i suggest youcreate the netlist by hand using gates from your favorite vendor library and use a free layout tools such as ledit to draw the gates into layout.

 

[zysmith]

soc encouter verilog to layout

u can try L-edit if work on pc

 

[Kaleem]

verilog to layout using microwind

I think Xilinx ISE can do your job.

 

[Kaleem]

verilog to layout using microwind

You may get it from Xilinix Website. ISE has different versions among which ISE webpack is avilable for free donwload but you would have to register first for that. The link to ISE is
https://www.xilinx.com/products/design_resources/design_tool/index.htm
and to ISE webpack it is
**broken link removed**

 

[rprince006]

layout in verilog

I dont know why you want to generate a layout from spice netlist. The normal
design flow for an analog design or for a full custom design should be roughly
as follows:

1) design the logic/circuit for your project.

1) draw the layout, using Candence tool or other comercial tools, or even
free layout tools (you may seach them on-line for your simple project!).

2) extract spice netlist from your layout, and do some analysis.

3) sign-off your design if satisfied, return to step 1 or 2 accordingly if not.

 

[Kulprashant]

que es layout en verilog

Hi,
use Cadence SoC Encounter tool to generate layout from the verilog code.
for detail go through the user guide and for synthesis use PKS tool which is inbuilt in Encounter, because encounter will not take directly verilog code, first synthesis the code then give it to encounter.

Prashant

 

[eddsos]

generate layout from verilog

There are many tools for synthesis.
But I do not understand why analog designer need them?
If you can't read or design schematic directly, how can you
be a analog desinger?

 

[soccer]

from verilog to board layout

i think that sysnopsys' physical compiler can do it for you. the layout of configured macrocells can seen on xilinx ISE.

 

[Kulprashant]

cadence logic generation layout -jobs

hi,
better solution is to for xilinx ise you can get it evaluation version from web.

with regards,
kul.

 

[umairsiddiqui]

drawing layout full adder in ledit

some linux tools....(could not able to test them) running win32

**broken link removed**

and

octtools by UCB
http://embedded.eecs.berkeley.edu/pubs/downloads/octtools/index.htm

ptolemyII by ucb
http://ptolemy.eecs.berkeley.edu/ptolemyII/

might be useful for your logic synthesis problems

(if any body using these software share your experiance)

is there exist any other open source solutions to this problem!!!!!!!!!!!

In addition GNU Electric 7 (C version), contain silicon compiler -- converts
vhdl to layout

 

[kasilak]

microwind 31.zip

Go to the below link and register urself to download "Libero"

**broken link removed**

User friendly software. If u have a verilog code, it will easily convert into layout using their menus.

Jus study the user manual and try urself.

-Kasi

 

[twotoo]

cadence encounter generate layout from synthesis

...Using the standard layout cell to set up your project may be a good approach since it's too simple to implement.

 

[justin999]

Re: verilog to layout?

i remeber cadence has a tool can generate layout

 

[amaccormack]

Re: verilog to layout?

This looks like a homework exercise. Why do you need to have some layout? What technology are you targetting? Is this supposed to be an exercise in synthesis, hand layout of standard cells, transistor sizing, or what?

Maybe you need to examine what the learning objectives are here. Such a small example certainly won't teach you how normal digital design flows in the real world work.

 

[pamulurureddy]

verilog to layout?

ithink magama flow will from RTL GDS2

 

[soccer]

verilog to layout?

xilinx ISE or altera max-plus

 

[optor]

Re: verilog to layout?

The basic EDA design flow from any EDA or modern ASIC books can tell you the method.