Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, I think timing analysis is crucial in designs.
I've really only developed using Xilinx tools, but they offer a Timing Analyzer and also general info in their IDE on the critical paths in your design. The compilation of the design is constrained by a set of timing parameters that you can specify.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.