Timing Analysis on DDR interface

Status
Not open for further replies.

nicolas_pellissier

Newbie level 4
Joined
Mar 17, 2009
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,311
ddr interface

Hello,

I need to make the Timing Analysis on a DDR, I2C and UART interfaces.
So I had to write timing constraints between data and clock for all the interfaces.


Do you have some advise ?

Thanks
 

ddr2 timing analysis

check zimmer design services website for some good papers on constraining DDRs in primetime
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…