Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Timing analysis in Cadence encounter

Status
Not open for further replies.
R

Ravi Tej

Newbie level 4
Joined
Feb 28, 2011
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
I am new user of cadence, n I would like to get the critical path delay from encouter, can anyone help me with this.
 

use 'timeDesign' command to dump all the violating paths. Check the SOC Encounter command reference for more info.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top