Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Tie Low & tie High

Status
Not open for further replies.

Amruth

Member level 1
Joined
Oct 10, 2007
Messages
39
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,482
pls give me information about tie Low & Tie High
 

phutanesv

Full Member level 3
Joined
Apr 26, 2007
Messages
151
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,233
Dear dude,

The gate of transistor may turn on or turn –off due to power and ground bounce.

Due to this problem occurs. So if a gate has to turn on only on VDD it must be brought near Pcells. This is called Tie_high

similarly if a gate has to turn off only on Vss it must be brought near N_cells. This is called Tie_low.

This Pcells and Ncells are a part of Standard cell library.


phutanesv
 

sam536

Full Member level 5
Joined
Jul 4, 2007
Messages
245
Helped
50
Reputation
102
Reaction score
34
Trophy points
1,308
Location
Tokyo
Activity points
3,028
Tie-high and Tie-Low cells are used to connect the gate of the transistor to either power or ground. In deep sub micron processes, if the gate is connected to power/ground the transistor might be turned on/off due to power or ground bounce. The suggestion from foundry is to use tie cells for this purpose. These cells are part of standard-cell library. The cells which require Vdd, comes and connect to Tie high...(so tie high is a power supply cell)...while the cells which wants Vss connects itself to Tie-low
 

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
Hello Phutaneshv

I am unable to understand this statement
So if a gate has to turn on only on VDD it must be brought near Pcells. This is called Tie_high ???
wts this Pcells and Ncells
 

jkang

Newbie level 4
Joined
Oct 25, 2007
Messages
7
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,328
Tie-hi and Tie-low is usually provided as a standard cell. If not, you can opt to make one yourself.

The reason these exist is to provide some kind of shielding for the logic 1 and logic 0 metal lines. Tying these nets directly to VDD and GND can cause various issues (as others noted, ground bouncing). It's not necessary in many cases if you trust your regulator and/or your design is sufficiently small that there isn't that much coupling capacitance on your ground line but it's usually a good idea.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top