Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Thyristor Gate Drive

ElecDesigner

Member level 4
Joined
Jul 22, 2014
Messages
76
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
2,009
Hi,

I'm having trouble interpreting fig 8 in the datasheet below. Any one know of any docs that walk though these type graphs?

Does the Gate Voltage (Y axis) mean the actual drop (Gate to Cathode) of the device? In the top left, what do the resistances relate to.

My application is DC capacitor discharge using parallel devices so I need fast/matched turn on. Anyone seen any docs that relate to that? I'm trying to piece it together using what I've found but its a bit of a challenge.
 

d123

Advanced Member level 5
Joined
Jun 7, 2015
Messages
2,430
Helped
485
Reputation
974
Reaction score
510
Trophy points
1,393
Location
Spain
Activity points
26,402
Hi,

Couldn't say, sorry. Maybe top left refers to load of 30 or 65 ohms at 20V. I searched for 'thyristor capacitor discharge circuit', 'Optically Triggered Thyristor for Capacitor Discharge Applications' pdf and 'AN4607' pdf by STMicro were among the results and might be of interest if not already read.
 

Easy peasy

Advanced Member level 5
Joined
Aug 15, 2015
Messages
3,912
Helped
1,257
Reputation
2,514
Reaction score
1,511
Trophy points
1,393
Location
Melbourne
Activity points
22,208
It depends on the peak current you are trying to put thru the device.

For that one, it should be 300mA min, into the gate, to guarantee firing at 0 deg C, if you are paralleling SCR's - then you should have a small air cored inductor in the output of each to guarantee the same rise time of current in each SCR - this is important. ( 100A / uS per device max )

The ideal gate firing pulse is about 1A for 10uS, then falling to 300mA for the remainder of the time.

The rise time of gate current should be the same for each device

The voltages and resistances given in small type in the graphs are the gate drive voltages and series resistance to the gate for the given di/dt, i.e. full and 30%

Each device has an internal resistor G - Kathode, to help keep it off for fast rising dv/dt after a turn off - you can measure this with a DVM - ohms. If your external circuit has fast rising dv/dt after or during turn off - then you should arrange a mosfet to clamp the gate to kathode in the OFF time - < 1 ohm mosfet ( 50V or higher ).
 
Last edited:

ElecDesigner

Member level 4
Joined
Jul 22, 2014
Messages
76
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,288
Activity points
2,009
Regarding the di/dt.... In unclear about if you can slow the AK di/dt by lowering the gate drive current - take the two examples on the graph for example. (i.e. is it a bit like slowing the gate drive on a FET)
Or
Do you have to select gate current to meet your max known di/dt (given the external circuitry) to protect the device / turn on properly....

Feels a bit like the chicken and egg question.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top