Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I extracted SPICE netlist from layout with L-edit but there is no transistor for some signals,for example s[0] is a input signal,but I don't know where is it in this netlist.I attached the netlist, please see it.
it is not there in the netlist....possible reasons
a) s[0] pin is connected to any device ie floating pin
b) s[0] connected to a transistor which is floating terminals....
check that the number of transistors are the same in layout (layout generated netlist) and the netlist which you are using for extraction is the same. check the log files for the extractoin
I added node name aliases as comment to extracted netlist, and I have it:
* 124 = a[0] (6.4,16452.4)
* 124 = b[3] (1130.5,8134.5)
* 124 = cn (-65.8,-418)
* 124 = m (-107.3,-418)
* 124 = s[0] (1130.5,3136.5)
* 124 = U13/ix5651/A (5.8,16359.4)
* 124 = U13/ix5651/B (3.5,16359.4)
* 124 = U13/ix5651/C (8.1,16359.4)
.
.
for other input signals like b[3],cn,m there are no transistors. I think all of them are supposed as a node a[0],because there are many transistors with a[0] signal. If your probability about floating terminals be correct, how can I simulate this netlist with HSPICE,because they are independent input signals and I want to simulate it with different values.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.