Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the propagation delay of the pseudo nmos inverter

Status
Not open for further replies.

salma shabayek

Junior Member level 1
Joined
Dec 13, 2008
Messages
17
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,283
Activity points
1,404
pseudo nmos inverters

Dear all,

Im supposed to calculate the propagation delay of the pseudo nmos inverter

i found these 2 rules:
tplh=(1.7*C)/(Kp*VDD)

tphl=(1.7*C)/(kn*(1-0.46/r)*VDD)

are these 2 rules right?
and if yes . from where did they come??

and also how do i get the Vol?

Thanks
 

Hello,
well V(OL) is equal Vm, that region where both Pmos and Nmos are in Saturation..

if you want to find Vm simple draw the schematic of an Inverter with ratio PUN/PDN= 2:1

PLot do the DC analysis(sweep the input voltages)... the point where both input and output intersects is the VM its is usually taken as VDD/2. i.e if VDD = 5v than Vm will be equal to 2.5 and so is the VOL.. good luck...

-Iyer
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top