Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The implementation and the limitations of staggered and inline placement of pads

Status
Not open for further replies.
P

phy_des

Newbie level 5
Joined
Nov 28, 2007
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,347
dear all....

i just wanted to know about the implementation along with the limitations of staggered and inline placement of pads.Is it foundry dependent?
can anyone help me out ?

thanks and regards
aswin
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top