Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The impact of the shrinking process window and its effects on parametric yield.

Status
Not open for further replies.

ameed

Advanced Member level 4
Joined
Jun 28, 2007
Messages
107
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Location
INDIA
Activity points
1,931
hi all,

With the Moore’s law defining the emerging sub nano technology nodes like 45nm and
32nm, it is high time that the designers who were till now typically concerned about
performance parameters like speed and power also take into consideration the impact of
the shrinking process window and its effects on parametric yield.
Effect of Shrinking Geometries

what effect can be getting releted to speed and power:?:
 

khotkar

Junior Member level 2
Joined
Jan 30, 2007
Messages
20
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,396
layout design

ameed,

I think if technology is shrinking then voltage level also going down. on chip area will take less there DRC rules are changing. Power will increase. I don't know @ speed. you should take care @ electro migration. Channel length will decrease then speed will increase. Velocity saturation effect will come there.
.......................................................................
 

lijianheng

Full Member level 2
Joined
Sep 29, 2006
Messages
125
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,826
Re: layout design

supply voltage will decrease, speed will be faster, power consumption maybe larger or smaller.
 

venky442

Newbie level 6
Joined
Jun 28, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,369
Re: layout design

hi FRNDZ,
as the device scalling is shrinked down,power consumtion will get increase due to leakage power dissipations,speed also increases as the device size(length decreases),
electromigration propbems will take into effect,shortchannel effect(velocity saturation) effect also there.
 

sudhasub

Newbie level 3
Joined
Jun 19, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
Re: layout design

as device scales down SiO2 layer thickness decreases which results in leakage of current, to rectify this Hi-K material is used. Speed increases as frequency increases when technology scales down.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top