Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
your Q1: >=1 means OR gate. The OR gate implements logical disjunction.This style used in Russia and Europe Union (IEC Symbol)
your Q2: Logic 1 is active signal for OR gate: high level input will change OR gate output to high level state.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.