Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

the hierarchical layout vs. flat layout

Status
Not open for further replies.

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
231
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
the hierarchical vs. flat layout which is better ? And someone said when gatecounter lower than 350k, use flat layout , above 350k use hierarchical . How do you think the gatecounter of flat and hierarchical.
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
Hi,

I think always go for flat if there is a choice. Hierarchical layout always degrade the quality of the result.

Some reasons to use hierarchical layout:
1. The chip is simply to big. This has to be more than 1-2 million placeable instances with the new generation of P&R tools.
2. Some siignificant portion of the design of the chip does not change (e.g. DSP, MPEG Decorder IP) and it may be good to "harden" it into a block to save run-time when the final netlist is ready.
3. Faster turnaround time if you have many engineers/workstation/licenses, and the layout flow is established.

Regards,
Eng Han
 

disney

Member level 1
Joined
Sep 20, 2005
Messages
37
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,588
usually hierarchical layout is better, because you can use the same instance many places thus saves time/energy.... Also if you want to change changing in one will affect the rest.

Once your layout is finalized (chip level) then you always have an option to flatten, whereas vice versa is not true.

Thanks
 

stormwolf

Advanced Member level 4
Joined
Jan 3, 2004
Messages
113
Helped
12
Reputation
24
Reaction score
0
Trophy points
1,296
Activity points
777
If you want cost down , you may need use flat layout , it can reduce area, and flat layout wire lenght small than hierarchical, flat layout clock tree skew time is small , but flat layout time is very hard, I have read a paper from SNUG. A 1M or 5M ( i have forget) gate counter flat layout need 5 day use ASTRO.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top