The differences between HDL and HVL

[kishore111281]

Can any one explain the differences between HDL and HVL
thanks in advance,

 

[asicganesh]

HDL vs HVL

HDL --> Hardware description language --> Used to design digital logic Eg: VHDL, Verilog

HVL --> Hardware Verification language --> Used to Functionally verify the digital logic designed using a HDL Eg: e, vera, system-C, system-Verilog

 

[srik_naidu]

Re: HDL vs HVL

Hi,
HDL is used for RTL design.
HVL is used for RTL Verification(Random Verification).

Thanks & Regards,
sri

 

[badola]

HDL vs HVL

we can use hdl like verilog for the verification also....but the problem is we dont have options like structures in it...thts we prefer hvl for the verification..because it gives more freedom

 

[master_picengineer]

Re: HDL vs HVL

we can use hdl like verilog for the verification also....but the problem is we dont have options like structures in it...thts we prefer hvl for the verification..because it gives more freedom

Now, for this task we use sytem Verilog.