Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the best way to control leakage?

Status
Not open for further replies.

dhaval4987

Full Member level 3
Joined
Oct 17, 2009
Messages
161
Helped
12
Reputation
24
Reaction score
12
Trophy points
1,298
Location
AZ
Activity points
2,325
In short channel designs, what is the best remedy for problems caused by leakage?
any suggestions?
 

Use a process option with the highest Vth values.
 

that makes it slower! I want both, fast and not leaky! : /
 

So you want a get-out-of-jail-free card?

Do you know what your dominant leakage mechanism is? Are you talking Vgs=0
or (in this analog section) subthreshold drain current? DIBL, which is worse at
extremely short channel but might respond to a moderate reduction in worst case
drain voltage? GIDL, which might only need you to not drive the gate so far
negative in an analog switch? Edge leakage which might want a channel-stop
or a closed geometry?
 

Not sure I understand. the leakage is in form of drain current, even though the Vgs is not big enough.
 

Well, to fix the "problem" (or natural characteristic) you have
to see or know what it responds to. Which might be predicted
if you knew the mechanism.
 

One of method is leakage compensation.
Please try to generate a duplicate current and inject it to cancel the leakage.
 

How about adding distributed large-size PMOS power switch with high Vt ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top