Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
what will be min gate length and width for 130nm technology. how to get info about other parameters of 130nm that have to set in cadence for schematic .
Min. gate dimensions usually correspond to the technology size.
For reasonable design, simulation, ... you need to use a PDK which supports and is supported by your Cādence software. PDKs are available from fabs/foundries (for production only), or from universities like NCSU or other design promoters like MOSIS or Europractice.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
