Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
They are the same. Both are subroutines/subprograms that may block consuming time. In contrast, a function in both Verilog and VHDL never blocks and may be used as part of another expression. However, in SystemVerilog, you can can declare a void function that does not return a value and is essentially a procedure that cannot consume time.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
