Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SystemVerilog to SystemC

Status
Not open for further replies.
R

richa.verma

Newbie level 6
Joined
Jun 5, 2012
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,348
Hello

Please help me out in converting a SystemVerilog class to SystemC module.

I have tried "scgenmod" command of ModelSim, but it is giving error
"Error: (scgenmod-19) Failed to access library 'work' at "work"."
Click to expand...

Thanks in advance!

Richa
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top