Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SystemVerilog not use Mail-box directly in VMM and AVM ?

Status
Not open for further replies.

davyzhu

Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
Hi all,

I was told that transaction layer communication is the very important thing in SystemVerilog testbench construction.

And in VMM and AVM, they use queue (VMM) or virtual interface (AVM) to mimic the Mail-box idea. Mail-box is defined in standard SystemVerilog standard.

Why they don't use Mail-box directly? Or is there any disadvantage to use Mail-box?

Best regards,
Davy
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top