SystemVerilog Code - How to debug this assertion?

Status
Not open for further replies.

forkconfig

Member level 1
Joined
Jan 28, 2013
Messages
32
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,655
Hey everyone,

I developed a verilog module and SVTB around it. While compiling, I get the following assertion that fires. Unfortunately I have no idea where to start looking to debug this. Looking at a .so file doesn't do much for a human, and I've googled around but feel like this is specific to my environment/design. Still some direction would be appreciated.

Thanks!

Uh oh! Assertion failure!
Null block.
Assertion failed "case_top==NULL" at line 915 in file bb.c

--- Stack trace follows:
[Thread debugging using libthread_db enabled]
0x00002b8336612df5 in waitpid () from /lib64/libc.so.6
#0 0x000000000155ee73 in BuildBBs ()
#1 0x000000000145ebc7 in CodeGenC ()
#2 0x000000000165e8ca in Phase234 ()
#3 0x0000000000bfb8b8 in ?? ()
#4 0x0000000000c02971 in DoPass2_forUMB ()
#5 0x0000000000c05e28 in DoPass2 ()
#6 0x0000000000b62b90 in c_main ()
#7 0x0000000001747d03 in main ()
Assertion failed "branch_bb" at line 234 in file bb_cg.c
CPU time: 32.509 seconds to compile
make: *** [svtb] Error 1
 
Last edited:

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…