Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

system verilog for modeling

Status
Not open for further replies.

spirit_k

Newbie level 2
Joined
Oct 12, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
verilog for

hello everyone,
we are planing to create a new VIP using SV.is there any guidelines for this ?

can anyone suggest us regarding this.

thanks in advance.
 

skyfaye

Member level 5
Joined
Feb 25, 2008
Messages
82
Helped
25
Reputation
50
Reaction score
11
Trophy points
1,288
Activity points
1,876
One important thing you should consider is if you want to make it compliant with OVM, AVM, VMM, etc. or not.

- Hung
 

spirit_k

Newbie level 2
Joined
Oct 12, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
planing to develope the VIP. No plans of using any methodologies.

is there any guidelines available for modeling in SV ?

thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top