Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

System Verilog Assertion to check clock period!!

Status
Not open for further replies.

vishhh11

Newbie level 4
Joined
Apr 28, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,332
Sir,
In my design , I have to check whether clock period is 2.5ns everytime (at every posedge). How should I write the system verilog assertion to check the clockperiod??? Please help !!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top