Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

$system() in verilog HDL

Status
Not open for further replies.

sakthi_tallika

Newbie level 6
Joined
Aug 3, 2006
Messages
14
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Activity points
1,365
verilog system task run unix command

Does anybody knows about the $system() system task in verilog? please let me know the list of arguments used in this task

--sakthi
 

hai sakthi
i dont think there is a system task as $system() in verilog
in which context are u looking for it
 

Even I never used/heared about this task. But in one of our customer enviornment this task is used. Basically this task is used to execute OS command. In our env, we are using this command to get the system date(unix command "date").

regards,
Sakthi.
 

Hi Sakthi,

$system() is not a verilog inbuilt task , it could be a user defined PLI system task called in the verilog testbench . Which will be invoked during compilation / simulation & executes UNIX / C program written by the user ,which inturn will be printing the Time , date .

Hope your doubt is cleared .

Regards
Chandhramohan
 

I hv checked this also before placing a querry. I am not seeing any PLI in my env.
It is a pure verilog. I am not sure whether this new system task is added in v2k.
 

sakthi_tallika said:
I hv checked this also before placing a querry. I am not seeing any PLI in my env.
It is a pure verilog. I am not sure whether this new system task is added in v2k.
$system is a common system task implemented by almost all major EDA Vendors. It lets you execute any OS command such as

$system("ls");

HTH
Ajeetha, CVC
www.noveldv.com
* A Pragmatic Approach to VMM Adoption 2006 ISBN 0-9705394-9-5 https://www.systemverilog.us/
* SystemVerilog Assertions Handbook
* Using PSL/Sugar
 

$system() is a built in PLI that supported by EDA vendor, so you do not need to write additional code for the $system() task calling.
 

you can call it in cadence Verilog-xl.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top