Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

system generator vs. simulink HDL coder

Status
Not open for further replies.

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
simulink hdl coder download

what's the difference between system generator and simulink HDL coder...?
why should i use one and not the other?
do i see HDL code as an output of both or just .bit files ready for download on FPGA?

thanks in advance,
salma
 

nxtech

Full Member level 5
Joined
Jun 13, 2007
Messages
258
Helped
17
Reputation
34
Reaction score
2
Trophy points
1,298
Location
NO HIDDEN LINKS
Activity points
2,772
system generator vs. simulink hdl coder

System generator generates generates parameterizable cores while Simulink HDL Coder generates synthesizable Verilog and VHDL code.

E
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
simulink hdl coder system generator

thanks a lot

but what does parameterizable core mean..? are you referring to the leverage of core generator to generate optimized blocks...?

so, there's no HDL generated from sysgen, it's only either a netlist or a bit file, right?
 

khouly

Advanced Member level 5
Joined
Oct 20, 2003
Messages
2,368
Helped
461
Reputation
916
Reaction score
102
Trophy points
1,343
Location
EGYPT
Activity points
13,242
simulink hdl coder - download

system generator is a xilinx product , which is optimized to use xilinx FPGAs , but HDL coder generates verilog and VHDL codes generally without the dependencies on the certain FPGA technology

another thing u can use the output of the HDL coder in ASIC technology

khouly
 

salma ali bakr

Advanced Member level 3
Joined
Jan 27, 2006
Messages
971
Helped
104
Reputation
206
Reaction score
21
Trophy points
1,298
Activity points
7,491
aha, thanks mohamed...

so if my design is going to be implemented on FPGA then i should just use system generator...but i won't get an HDL file, it would be either the netlist or the bit file....but by HDL coder, synthesizable code is generated which can then be altered in any way i want, synthesized and implemented on FPGA or ASIC...
 

khouly

Advanced Member level 5
Joined
Oct 20, 2003
Messages
2,368
Helped
461
Reputation
916
Reaction score
102
Trophy points
1,343
Location
EGYPT
Activity points
13,242
not any FPGA , only xilinx FPGA

the HDL coder , will generate HDL code , then u can synthize it for any FPGA or ASIC

Khouly
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top