Synthesizing a VHDL recursive module with ISE

[Binome]

Hi,I have a recursive VHDL module. ISE seems to have problems synthesizing it when the recursion level is big. I tried with Quartus II and it can deal with my module perfectly.

Is that a known problem with ISE? Will that be solved in a future version? Is there a solution?

Thanks.