Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

synthesis speed of FPGA vs cpld

Status
Not open for further replies.

drba

Newbie level 4
Joined
Mar 17, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
i tested small program by using Xilinx fpga ,then with cpld.
i observed fpga is taking more time for synthesis.
i am very much curious to know the answer for this.


regards,
drba
 

FPGAs have more logic elements and registers than a CPLD (usually).
 

Yes, tool takes more time for synthesis for fpga than cpld as FPGA has more resources to be managed for than a cpld. Also algorithms may vary depending on device.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top