Synthesis flow in leonardo then to modelsim

Status
Not open for further replies.

gezzas525

Full Member level 3
Joined
Mar 14, 2002
Messages
150
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,740
Hi, iam using UMC 0.18u standard cell library in leonardo spectrum via fpga advantage. Iam not clear on the process of the flow. After synthesising a design I want to then obtain a real model to simulate in modelsim i.e. with delays etc.. some how using the .sdf format. Ive tryed various things but I cant seem to obtain the timing information, everything remains "ideal".

KLEO
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…