Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

synopsys DC synthesis and SOC encounter timings

Status
Not open for further replies.
O

okguy

Full Member level 6
Joined
Mar 1, 2002
Messages
360
Helped
15
Reputation
30
Reaction score
9
Trophy points
1,298
Location
China
Activity points
2,653
How to re-use synopsys DC synthesis timing analysis into SOC encounter when doing the place and route ? Especially for the clock tree synthesis.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top