Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

switched capacitor integrator satuartion and low dynamic range

Status
Not open for further replies.

pankaj jha

Full Member level 3
Full Member level 3
Joined
Apr 16, 2010
Messages
170
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Location
jaipur
Visit site
Activity points
2,457
Hello everyone !!!
I am simulating a switched capacitor based integrator in Cadence. the problem is that the integrator saturates for very low values of input voltages. Also if i give a sinewave input of 100mV amplitude (riding over 0.9V dc; for 180nm technlogy), the output shows a sinewave which never goes below 0.9V.

Can somebody expalin the reason why???
 

For integrator, it can be regarded as adder. If the input voltage is DC, the output will acculate, and then it will saturate. If the input is sine wave, there is positive and negative signals, it will no saturate
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top