Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Subthreshold MOS mismatch: How bad does it really get?

Status
Not open for further replies.

gszczesz

Full Member level 2
Joined
May 17, 2005
Messages
131
Helped
29
Reputation
58
Reaction score
12
Trophy points
1,298
Activity points
3,014
I need to obtain some quasi-quantitative estimate of mismatch of a PMOS/NMOS with very low current densities, suspected to be in subthreshold.

I know sub-threshold operation degrades mismatch, but I've never seen quantitative measures. Anyone know how bad it gets, or how to estimate it (rule-of-thumbs are o.k.)?

As a bonus, does anyone know how sub-threshold is sensitive to time + temperature?

Greg
 

steer

Advanced Member level 4
Joined
Jan 14, 2005
Messages
119
Helped
23
Reputation
46
Reaction score
10
Trophy points
1,298
Activity points
1,299
As expressed in mV of Vth, the sub-threshold mismatch is 2-3 times bigger than the strong inversion one for the same size transistors. This is my experience.
 

    gszczesz

    points: 2
    Helpful Answer Positive Rating

gszczesz

Full Member level 2
Joined
May 17, 2005
Messages
131
Helped
29
Reputation
58
Reaction score
12
Trophy points
1,298
Activity points
3,014
Thank you for the rule-of-thumb.

Does anyone have an equation or something more predictive?

Greg
 

Humungus

Full Member level 6
Joined
Jul 10, 2001
Messages
384
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Activity points
3,985
Be careful saying that mismatch in WI worsens. That is for a given transistor size. Nevertheless, in most cases the design is based on a given current basis. Si to get your transistors into WI, the size must increase and this normally improves matching.
 

ambreesh

Full Member level 5
Joined
Feb 21, 2005
Messages
319
Helped
21
Reputation
42
Reaction score
4
Trophy points
1,298
Activity points
4,347
Hi,
As Steer has mentioned, the current mismatch can be dramatic for a few mV.
If you observe the Id equation:
=Ido exp[(Vgs-Vth-Voff)/nVt]
Ido=2nβ(Vt)²

try varying the vth by 5 to 20mv and ibserve the change in I

Agreed that as W and L increase matching does increase, but due to high temperature in fabrication process, Vth mismatch can take place and do take place. If by chance you have a metal laid over gate of one of these transistors you wouid surely observe Vth variation between transistors and large sizes would be of no help.
If you need to bias circuit at large distance from the current mirror, and you are doing voltage biasing, you are bound to observe Vth mismatch in transistors immaterial of the size.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top