Manjularamkumar
Member level 1
- Joined
- Aug 16, 2011
- Messages
- 34
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 1,507
Hi ,
I am designing transformer. I follow the substrate definition of inductor on silicon
Top
-------- Strip -cond2
layer3 Via |resi|
-------- Strip cond
Layer2
---------
Layer1
//////GND//////
For transformer design , I have to use two different metal lines
Top
-------- Strip -cond2 cond
layer2 Via |resi| |hole|
-------- Strip diel2 diel
Layer1
//////GND/////
Is it correct sir? T I hereby attached the example design. Please see and tell your suggestion for transformer design.Please help me .
Urgent
I am designing transformer. I follow the substrate definition of inductor on silicon
Top
-------- Strip -cond2
layer3 Via |resi|
-------- Strip cond
Layer2
---------
Layer1
//////GND//////
For transformer design , I have to use two different metal lines
Top
-------- Strip -cond2 cond
layer2 Via |resi| |hole|
-------- Strip diel2 diel
Layer1
//////GND/////
Is it correct sir? T I hereby attached the example design. Please see and tell your suggestion for transformer design.Please help me .
Urgent