State Machine Coding Styles ??

Status
Not open for further replies.
E

eng_msa_8_8

Junior Member level 3
Joined
Jun 11, 2009
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,468
hi to all

can any one help me
is there a classification of State Machine Coding Styles
as
clocked & registered & combinational

if there what they are?
else what are State Machine Coding Styles?

thanx
 

I assume you want verilog not VHDL since oyu didn't specify.

Here's a free ESNUG paper from Cliff Cummings in 1998 that is still relevant and helpful:

http://www.sunburst-design.com/papers/CummingsSNUG1998SJ_FSM_rev1_1.pdf

One by Steve Golson at ESNUG in 1994 is also good:

http://www.trilobyte.com/pdf/golson_snug94.pdf

And one I haven't read yet from Boise University:

http://scholarworks.boisestate.edu/cgi/viewcontent.cgi?article=1019&context=electrical_facpubs

All are freely distributable. Hope they help.
 

Mealy and Moore state machines are most famous.
They can be encoded in 1 combinational process and 1 sequential process, or 2 sequential processes and 1 combinational process.
--
Amr
 

There is a book called Verilog Synthesis Primer by Bahaskar, it explains state machines in Verilog and how they can be implemented withe examples and comparisons.
--
Amr
 

i found a book at 4shared
**broken link removed**
 

Thats it. It is a nice book about synthesizable Verilog.
--
Amr
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…