Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[STA] Tech libraries

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
Hi All,

As for the Post-P&R STA, we use RC-extraction to calculate delays in the Netlist. As far as I know, the RC-extraction file includes all the timing arcs in the design (including intrinsic/internal delays inside of the cells)...

So, do we still need to use tech libs (*.lib) in the Post-P&R STA? Why?

Thank you!
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
331
Helped
171
Reputation
340
Reaction score
159
Trophy points
1,323
Activity points
3,381
You are wrong. RC-extraction file (SPEF, SBPF ...) includes only RC values of the wires. Seems, you have confused it with SDF file. This file contains all timing info, but it was generated based on RC-extraction file + STA with .lib files.
 
  • Like
Reactions: ivlsi

    ivlsi

    points: 2
    Helpful Answer Positive Rating

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
you have confused it with SDF file
Exactly! I mixed them up (unfortunately)!

So, if I only have RC-extraction files, then I would also need the tech *.lib/*.db files for the Post-P&R STA... But, if I have Post-P&R SDF then I don't need the tech files... Correct? Or do I still need them since they include capacitance/transition/fanout/etc restrictions/constraints?

What's better - using the RC-extraction files or just SDF for the Post-P&R STA? It's too slow to read RC-extraction files into the tools, isn't?

Do the tools translate the RC-extractions once when they read them inside or they calculate delays each time they need to analyze the next the timing paths?

Thank you!
 

hoanglongroyal

Member level 1
Joined
Nov 24, 2012
Messages
36
Helped
20
Reputation
40
Reaction score
19
Trophy points
1,288
Activity points
1,480
Generally, SDF be just used for simulation and it just contain only delay(calculate in STA tool and be extracted).when you decide that generate SDF,normlly, design's STA passed. If you reload SDF into STA stage.i think it just use for review.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top