[STA] Chip External Pins - how to define timing constraints?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
883
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,868
Hi All,

How to define Timing Constraints for the Chip External Pins? What parameters should be taken into consideration?

How to define the following for External Pins:
- Input/Output delays
- Transition Time / Load Capacitance

Thank you!
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…