Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

STA & Async paths

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
Hi All,

The STA tools cannot check the async paths... So, what's the approach? Running Gate-Level simulations?

Thank you!
 

oratie

Full Member level 6
Joined
Jan 10, 2007
Messages
327
Helped
170
Reputation
338
Reaction score
158
Trophy points
1,323
Activity points
3,270
STA can check asynch path: set_max_delay as example.
 

Shankhy

Newbie level 4
Joined
Jun 20, 2014
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bangalore
Activity points
39
There are two types of timing analysis: Static Timing analysis and Dynamic Timing Analysis. Since STA will validate all timing paths in the designs under worst case conditions, at the same time it can't check the logical functionality of the design..so in this case dynamic timing analysis comes into picture which uses simulation vectors to verify that the circuit computes accurate results from a given input without any timing violations...So definitely running gate level simulations will help in checking the async paths...
 

kannanunni

Member level 1
Joined
Nov 27, 2014
Messages
39
Helped
2
Reputation
4
Reaction score
2
Trophy points
8
Location
Trivandrum, Kerala
Activity points
318
STA tools will report async path violations(recovery and removal) and we can specify delay in async path with the command in ETS set_max_delay (with respect to clock edge).
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top