Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[STA] Analysis Corners - how many do exist?

Status
Not open for further replies.

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
Hello All,

How many Analysis Corners do exist/used for the Static Timing Analysis?

Are the Best Case, Worst Case and Typical Case the corners?

How can I analyze the max delays on the data path versus the min delays on the clock tree paths?

Thank you!
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
354
Reputation
708
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
Our medothology is to analyze all pvt we have to cover as possible the design for hold and setup.
For clock / data paths, you could have differentiate rating to graded more margins.
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
Our methodology is to analyze all pvt
Okay, so how many do exist? WC, BC, TC - are there others? Is there a sense to run STA for the Typical delays (TC)?

What about OCV (OnChip Variations) analysis? How should it be performed?

For clock / data paths, you could have differentiate rating to graded more margins
How can I do that practically? What's the flow? settings? commands?

Thank you!
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
354
Reputation
708
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
I don't talk any more of WC-BC, I check all PVT so I will cover WC-BC also.
we add 5 to 8 % on clock derate and also in data derate.
 

birdy123

Full Member level 3
Joined
Aug 31, 2010
Messages
184
Helped
78
Reputation
156
Reaction score
76
Trophy points
1,308
Activity points
2,562
Hello All,

How many Analysis Corners do exist/used for the Static Timing Analysis?

Are the Best Case, Worst Case and Typical Case the corners?

How can I analyze the max delays on the data path versus the min delays on the clock tree paths?

Thank you!
Please check the following links it might Help you. A lot of basics are required.. Still Worth reading these articles.

http://vlsi-expert.blogspot.in/2012/...rc-corner.html
http://vlsi-expert.blogspot.in/2012/...ransition.html
http://vlsi-expert.blogspot.in/2011/...on-design.html

---------- Post added at 16:03 ---------- Previous post was at 16:01 ----------

Hi dmitryl,

Looka like you already have similar type of question but in different way. :)
 

ivlsi

Advanced Member level 3
Joined
Feb 17, 2012
Messages
879
Helped
17
Reputation
32
Reaction score
16
Trophy points
1,298
Activity points
6,806
birdy123,
links, which you provided, are broken.... Could you please provide the valid links?
Thank you!
 

birdy123

Full Member level 3
Joined
Aug 31, 2010
Messages
184
Helped
78
Reputation
156
Reaction score
76
Trophy points
1,308
Activity points
2,562
Last edited:

    V

    points: 2
    Helpful Answer Positive Rating

morris_mano

Full Member level 2
Joined
Apr 9, 2012
Messages
134
Helped
38
Reputation
76
Reaction score
37
Trophy points
1,308
Location
US
Activity points
2,172
My take away from the above mentioned link is that interconnect delay(mainly due to metal wires) varies differently than resistance/capacitance of transistor device. So worst corner timing library with certaint PVT may not be worst for both interconnect and transistor devices. We need to do analysis in all combination of corners for RC interconnect delay and timing library to account for all variations. Total combination for single mode and 3 corners are 9(rc best-lib best, rc best-lib worst, ...and so on). Nowadays, chips operate in more than a single mode . For example if there is a functional and a test mode in a chip. The total combination for timing analysis will be 18. These kind of timing analysis are called mutli mode multi corner (MMMC) timing analysis.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top