Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Split Cache Implementation

Status
Not open for further replies.
A

abhiverma812

Member level 2
Joined
Jan 14, 2008
Messages
48
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,602
Hey,

I am trying to implement a split cache simulator. My main aim is to separate clean cache and dirty cache. However, for caches we need the size must be power of 2. Lets say unified cache is 64k. Now I can split it as (say) 8k and 56k or any other configuration. My question is how to deal with 56k. How to make that. One possible solution is to change the set associativity of 56k cache. However, is there any other solution in which I dont have to change the associativity.??
Please help me.

Thanks and Regards.
Abhishek
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top