Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Spike in phase of output voltage

Status
Not open for further replies.
R

rajavenku

Newbie level 3
Joined
Jun 22, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
Hallo,
I see a smooth spike in CADENCE when phase of a 2 stage miller compensated OTA is simulated while i was trying to find out phase margin. Can any one tell me the reason why i see the small spike(its actually not so sharp).
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top