specifiation to synthesis

Status
Not open for further replies.

sagar_echip

Newbie level 6
Joined
Jan 29, 2004
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
112
pls. suggest any large,well illustrated, design example in verilog,
in networking domain for study purpose.
(from specifiation to synthesis)

thanks
 

There are some good books on EDAboard
 

sagar_echip said:
pls. suggest any large,well illustrated, design example in verilog,
in networking domain for study purpose.
(from specifiation to synthesis)

If you have interesting in some core such as RISC 51 IP, you can send requisition to DCD Inc.
h**p://www.dcd.com.pl

Good Luck
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…