1- I need to assign certain pins pf spartan 2 device so I used different methode to do so (Constrains editor, ucf file gnerated from leonardo, attribute in VHDL file ) all methode gave successful results and the Constraint Editor see the assignments of pins in the required positiones.
2- The MAP step in design manager gave the following error in almost all the assigned pin
"ERROR:MapLib:30 - Bad format for LOC constraint 129 on IBUF. To bypass this
error set the environment variable 'XIL_MAP_LOCWARN'."
3- I did the setting of the required environment variable and the all design flow had been pass successfuly.
4- I reviewed the output report of "PAD report" and I found that the assigned pin location differ greatly from that seen in the constrains editor.
Regarding the device is SpartanII XC2S100-5PQ144.
regarding the Case and pin number, I did an experiment that a NAND fate and assigned the 3 terminals with I/O ports and I got the same results.
regarding the device it is spartanII 100K gate and -5PQ144 specify speed grad and packaging so it will not change our setuation as the folw stop at certain step. any way
I'm sure that the LOC syntax is right as the translate step passed.
regarding "XI_MAP_LOCWARN" thats right, it is only avoids the warning.
I use 4.1 with windows 98 and target Virtex and non of this error appeared. now I doubt about win 2000 which currently my OS.
Dear TPL71
I avoided the special pins in my design. and to be sure I made a small NAND gat design and I ssigned the three pins into general I/O pins and I got the same error. Dos anyone passed the design flow
Leonardo -- file.edf --> alliance ---> file.bit on win2000 (pentium4 1.5HZ) successfuly ?