thepiper
Newbie level 5
hi, i have implemented a design on an spartan ii fpga, and it includes a block ram which is read on every clock cycle by an incrementing address, but i found out it just fails on certain addresses and reads a data from an adjacent address, i don't think it's a clock related problem and post p&r simulation works just fine, that's why i'm confused and need help! what could be the problem?