Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

spartan II block ram problem

Status
Not open for further replies.

thepiper

Newbie level 5
Joined
Sep 25, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,339
hi, i have implemented a design on an spartan ii fpga, and it includes a block ram which is read on every clock cycle by an incrementing address, but i found out it just fails on certain addresses and reads a data from an adjacent address, i don't think it's a clock related problem and post p&r simulation works just fine, that's why i'm confused and need help! what could be the problem?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top