Spartan 3E FPGA Configuration by JTAG

Thread starter max_rit
Start date Jul 30, 2011

Status: Not open for further replies.

Jul 30, 2011

max_rit

Newbie level 3

Hello everyone,

I am trying to configure a Spartan 3E FPGA by JTAG via FT232R (FTDI chip). So, I want to know the exact JTAG configuration steps for Spartan 3E FPGA .I have already found the steps for Virtex-4 family ,but they happened to be slightly different from that of Spartan 3E's . So, can anybody please let me know the detailed JTAG configuration steps for Spartan 3E family FPGA (details of state of TDI, TMS and TCK pins)???

Here I have attached the configuration details for Virtex-4 family FPGAs..

Thanks in advance...

Status: Not open for further replies.

Similar threads

AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
A
Direct connection of FPGA (spartan-6) to HDMI connector
- Started by aminpix
- Jan 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
PLL implementation through FPGA
- Started by sushl
- Dec 6, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design

Spartan 3E FPGA Configuration by JTAG

max_rit

Newbie level 3

Similar threads

Privacy & Transparency

Privacy & Transparency