Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

spartan 2 to a vrm module

Status
Not open for further replies.

toffee_pie

Newbie level 6
Joined
Oct 31, 2009
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,419
hi guys

Is it possible to use a spartan 2 to control the VID levels of a vrm module? and also perform calculations on a different block inside the fpga?

I would be looking for have some control of the power coming into the fpga - (Vcco)

thanks
 

Sure you can do anything you want with an FPGA, as long as t he core and IO voltages of the FPGA are not changed by those controlls.
 

well I imagine the vrm module 'will' be altering the vcco voltage and the voltage of the internal rails of the fpga.

thats why I ask if its possible to do this.

I have been given contradicting answers to this and i am quite confused...?

I was thinking a watchdog timer could be used to monitor the FPGA activity and when a request for a voltage increase is issued it could communicate to the vrm for the voltage increase.
 

This is really not an easy question to answer. As long as the voltages are kept in the "legal" working areas of the FPGA, it will be OK, but you can not change the voltages outside of those limitations or the behavior of the device will be unpredictable and eventually mall-function.
 

yeah, i know the voltages make this a bit of a problem alright.
 

May I ask why you want to increase the voltage based on the FPGA activity?

It is kind of strange function for me.
 

its not really strange. its to do with power consumption.

at this voltage level you are talking consumable electronics where ever drop of current counts. ... longer battery life

why send 2.6volts or whatever to a fpga when it might only be performing useful tasks for 60% of the time.

for 30% of the time it could operate on a 'reduced' power saving level.

this is similar to the vrd technique intel uses its processors to communicate to the system bus on switching activity. if the cpu detects a lid closed on a laptop it signals to the system bus using vrd and the voltage is reduced going into the cpu.

my only reservation on this is using fpga seems overly difficult due to the inherently digital nature of it. a mpu like a atmel might be more fesible..? (built in watch dog timer and so forth)
 

Thanks for explanation. Have you looked into igloo FPGAs from Actel?

http://www.actel.com/products/igloo

Take a look at it, you may find a lot of interesting options on those FPGAs, specially since some of the devices have Cortex M1 integrated with their FPGAs.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top