Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

spacing between traces

Status
Not open for further replies.

amrendra

Newbie level 3
Joined
Sep 24, 2007
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hi i wanna know like what are the factors we need to take into consideration for airgap between the nets. Is there any thumb rule for the same
 

There are many factors.
1. Fabrication capability
Smaller spacing will be more expensive to manufacture, and each PCB manufacturer has some limits of their own.
2. Soldering
You will also have to consider your capability of soldering fine pattern PCB.
3. Safety
If the voltage between traces is high, you have to maintain certain clearance.
If the board has to be certified by UL, CSA or similar safety agencies, you need to check with each standard.
If it is just for your experiment in the lab, 0.13mm spacing is okay upto 100Vdc or ac peak. 0.76mm for 300 to 500V.
If it is internal layers of multilayer board, you can use smaller gap.
Hope this helps.
S. H.
 

According to above reply it seems that only the voltage level of the trace and cost is the major factor for deciding the airgap between trace.
What about the frequency of the signal will this not come into picture?Will trace width of the signal not is the other deciding factor.

Where i can get the actual information about the airgap b/w the traces,what about interface type like LVDS and PCI each having some fixed air gap b/w.
 

Of course, trace clearance and width are influencing impedance respectively capacitance and inductance per length unit. Furthermore, crosstalk signal integrity rules can require increased clearance for some nets.

For digital designs without additional requirements, you usually set design rules for standard net class to minimum width and clearance available in the targetted PCB technology, e. g. 150 µm (6 mils) as an today's industry standard supported by all manufaturers without extra costs. With plenty of board space, it may be increased to 200 µm (8 mils).
 

You also have the manufacturers capabilities to take into account.

The closer the tracks the more likelihood of shorts while etching, the more failures so the higher the cost of the boards.

An 8 thou track & pad gap is a good rule of thumb for std clearance.

That is said NOT taking into account any voltage/frequency clearance requirements.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top