Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

spacify ignore routing layers?

Thread starter manikanta.9332
Start date Jan 29, 2013

Status: Not open for further replies.

Jan 29, 2013

#1

M

manikanta.9332

Member level 3

Member level 3

Hi all,

why we have to spacify ignore routing layers?

why we ignore layers?

Thanks..........

Status: Not open for further replies.

Similar threads

P
How does lower technology affects PPA, routing and congestion ? And how does multi patterning affects routing and congestion ?
- Started by porki_huccha_venkat
- Nov 30, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
D
[SOLVED] Total net routing length
- Started by deepu833
- Jul 24, 2023
- Replies: 5
ASIC Design Methodologies and Tools (Digital)
P
Routing IO power pads
- Started by pskol95
- Jun 15, 2023
- Replies: 10
ASIC Design Methodologies and Tools (Digital)
M
[SOLVED] Metal layers abbreviation
- Started by mark85
- Feb 2, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
A
Post layout and routing Cadence innovus verification
- Started by Abhi.ranjan
- Apr 26, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top